Abstract-This paper presents the analysis, design, and control of a four-wire rectifier system using split-capacitor topology. The proposed controller does not require any complex transformation or input voltage sensing. A detailed analysis of the distortions in the line and the neutral currents is presented. It is shown that the single-carrier-based, conventional sine-triangle PWM (CSPWM) scheme results in a peak-to-peak neutral current ripple, which is greater than the peak-to-peak ripple of any of the line currents. Also, for the same operating condition, the distortions in the line and the neutral currents increase considerably, when a three-limb boost inductor is used instead of three single-phase inductors. A three-carrier-based SPWM scheme is proposed in this paper. Compared to CSPWM, the proposed scheme significantly reduces the neutral current ripple when three single-phase inductors are used, and reduces both line and neutral current ripples when a three-limb inductor is used. The control scheme is verified through Matlab simulation. It is implemented on an field-programmable gate-array (FPGA)-based digital controller and tested on a prototype. Simulation and experimental results are presented.
I. INTRODUCTION

I
N an electrical power distribution system, electrical power is typically distributed through three-phase, four-wire networks. Because of the ever-increasing computer loads, the loads supplied by the utility are increasingly of single-phase and nonlinear nature. While critical loads such as computers require well-regulated and sinusoidal voltages to be applied, these draw distorted currents from the mains at a poor power factor. Consequently, the line currents in the distribution system contain considerable lower order harmonics, the neutral wire carries excessive current, and the system operates at low input power factor. These cause considerable overheating in the neutral wire and in the distribution transformer supplying the load [1] - [3] .
The computer loads could be fed from the mains through a three-phase ac-dc-ac converter [4] - [7] , drawing sinusoidal currents from the mains at a high power factor and maintaining regulated and sinusoidal voltages at the output.
The above three-phase line conditioner comprises two back-to-back connected three-phase converters. The conditioner must have a four-wire output to feed several single-phase loads connected at its output. The output neutral must be connected to the mains neutral to facilitate earth fault protection Manuscript received September 29, 2006 ; revised March 22, 2007 . Recommended for publication by Associate Editor S. Choi.
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Digital Object Identifier 10.1109/TPEL. 2007.911783 for the loads and to stabilize the potential of the output neutral with respect to the potential of the source neutral [6] - [8] . The latter is absolutely essential as the load enclosures are grounded at the source neutral [8] .
Both the front-end converter and the inverter could be a three-leg converter. The source and the load neutrals could be connected to the star-point of the secondary windings of an isolation transformer, whose primary is fed from the inverter [4] .
Alternatively, to avoid the requirement of an isolation transformer, three-leg converters with split dc bus capacitors could be considered [5] , [6] . The mains and the load neutrals could be connected to the midpoint of the dc bus. Another option is to have an additional leg in one of the two converters and to connect the two neutrals to the midpoint of this additional leg [7] . The relative merits and demerits of the two topologies have been discussed in [9] , [10] . This paper deals with the analysis, design, and control of a three-leg converter with split dc bus [11] , [12] , which can be used as a four-wire front-end converter in three-phase transformerless line conditioner and UPS applications [5] , [6] .
A number of control techniques have been reported for threephase ac-dc converters [6] , [10] - [19] . Most of them require complex transformations, PLL [20] , and a number of voltage and current sensors. As a result, the associated control scheme becomes complex and its implementation requires large computational power.
Addressing the above issues, the indirect current control scheme has been reported for three-wire rectifier [21] and single-phase, half-bridge rectifier [22] , which do not require input voltage sensing. This paper extends the above concept to four-wire PWM rectifier with the split-capacitor topology [11] . Various issues such as balancing the two halves of the dc bus and maintaining low neutral current are addressed.
The control schemes presented in [5] and [6] use a conventional sine-triangle PWM (CSPWM) scheme to generate the gating pulses for the converter switches. The three sinusoidal voltage references are compared with a common high-frequency triangular carrier. In this paper, it is shown that the above PWM scheme results in a peak-to-peak neutral current ripple greater than the peak-to-peak ripple in the line currents. A three-carrierbased SPWM scheme is proposed, which considerably reduces the rms ripple in the neutral current compared to the CSPWM scheme.
In three-phase application, a three-limb inductor is more widely used than three single-phase inductors due to cost, size and weight considerations [23] , [24] . A recent publication [24] shows that the zero-sequence circulating current characteristics of parallel three-phase inverters change drastically, when a three-limb inductor replaces three single-phase inductors. In the present work, it is shown that the switching-frequency ripples in the line and neutral currents of a four-wire converter, with the CSPWM scheme, increase considerably with the above change. It is also shown that, in addition to reducing the neutral current distortion, the proposed SPWM scheme effectively reduces the line current distortion when a three-limb boost inductor is used.
The proposed control scheme and the SPWM scheme are simulated in Matlab/Simulink. These are implemented on an field-programmable gate-array (FPGA)-based digital controller [25] and validated experimentally on a laboratory scale prototype. Simulation and experimental results are presented.
II. ANALYSIS AND CONTROL
This section presents the proposed control scheme for the four-wire rectifier. The analysis of the four-wire rectifier with the proposed method of control is also presented.
A. Proposed Control Scheme
A four-wire PWM rectifier is shown in Fig. 1 . For the purpose of analysis, it can be regarded as three independent single-phase half-bridge rectifiers [22] , sharing a common dc bus. Fig. 2(a) shows the th phase half-bridge rectifier.
The four-wire rectifier is controlled such a way that its th phase averaged input current is proportional to the th phase input voltage as shown in (1), where , and is the emulated resistance of the converter [22] . Consequently, the rectifier draws balanced and sinusoidal currents from the supply mains, when the input voltages are balanced and sinusoidal (1) In each switching cycle , the switches and are operated with complementary gating pulses of duty ratios and , respectively. The switching-cycle averaged pole voltage is as shown in (2), where the averaged voltage drops across the inductors are neglected and . Equations (1) and (2) yield (3), where is the current sensing gain [22] (2)
A voltage controller is used to control the output voltage and another to maintain balance between and (see Fig. 3 ). The two controller outputs are defined in (4) and (5), respectively [22] . Equations (3)- (5) A sine-triangle PWM scheme may be used to generate the gating pulses for the switch as shown in Fig. 2(b) , where is the th phase triangular carrier and is the th phase pole voltage reference as shown in (7) . Using (2), (6) , and (7), the voltage is expressed as shown in (8)
The block diagram of the proposed control scheme is shown in Fig. 3 . It should be noted that due to neutral connection, the use of conventional space vector PWM for better utilization of the dc bus must be avoided [11] .
Since the proposed controller does not use any input voltage sensor/estimator, PLL, current controller and complex transformation, it is much simpler than the conventional controllers presented in [6] and [13] - [18] . Consequently, its implementation would require less computational power than the above schemes. 
B. Soft Startup Scheme
A boost rectifier draws abnormal line currents from the supply mains during startup, when its dc bus is uncharged and the initial average pole voltage is substantially different from the mains voltage. In order to prevent this, the dc bus is precharged up to a voltage (usually the peak line voltage) and the initial average pole voltage is decided based on the measured input voltage before the control pulses to the devices are released.
Unlike the conventional controller [6] , the input voltage is not measured in the proposed control scheme. Let us assume that the initial conditions for , , , and at the instant of releasing the gating pulses are , zero, , and zero, respectively. With this, the th phase input side of the four-wire rectifier may be represented by (9) for the first few switching cycles, where is the initial emulated resistance as shown in (10) [see (8) ] (9) (10)
It can be seen from (9) that irrespective of the power rating of the converter, the starting current can be limited by choosing a high-valued . Since the initial condition for cannot be set at zero [see (7)], it must be selected to be small to keep high. Further, the charging rate of the dc bus can be controlled to charge the dc bus capacitor slowly from to over a period of few seconds after releasing the gating pulses. This can be achieved by varying the reference voltage gradually from to using a lowpass filter as shown in Fig. 4 . The desired initial conditions for and are shown in Fig. 4 . Further details are given in Section VI, where an experimental verification of the soft startup scheme is presented. across is considered, unlike in (2), then the source voltage is as shown in Fig. 5 (b). The corresponding input power factor is given in (11), where and are the rms values of and , respectively, and is the output power. The power factor is load dependent but close to unity as seen from (11) 
C. Averaged Input Characteristics
D. DC Bus Voltage-Imbalance
The dc side of the rectifier shown in Fig. 2 (a) may be represented by (12) and (13), where is the equivalent shunt resistance of the capacitors . Equations (12) and (13) yield (14), where and
The actual averaged input current might contain a small dc offset at steady state as shown in (15) due to various asymmetries in the system as pointed out in [26] - [28] (15)
The effect of the above offset current on the output voltage imbalance is shown in (16) , where is the initial voltage imbalance at , and [27] . At steady state, the first term in the RHS of (16) does not decay, when is neglected (i.e., ) [27] . However, it decays to zero, when is considered to be finite. The second term in the RHS of (16) causes a sinusoidal ripple in , while the last term causes a steady-state dc voltage imbalance (16) The steady offset current may be due to error in current measurement among the possible causes [26] - [28] . A small offset due to the current sensor causes a corresponding offset in as per (8) . The effect of on voltage imbalance can be studied using the dc equivalent model of the -phase of the rectifier (without any voltage balancing mechanism) shown in Fig. 6(a) . Here is the averaged pole voltage due to offset as shown in Fig. 6(a) . Further, is the line-cycle average of and is the resistance of . The above system may be represented by (17) . The steady state values of and are shown in (18) and (19) , respectively, where and
The above analysis is also verified through simulation. The -phase of the rectifier system, without closing the voltage-balancing loop, is simulated in Matlab with the following parameters:
, , , mH, and (other parameters are shown in Table I ). The corresponding emulated resistance is 24 . Fig. 6(b) shows the steady-state output voltage waveforms, where the dc voltage imbalance is found to be 24 V. This may also be obtained using (19) .
In the proposed scheme, the dc bus voltage imbalance is corrected by adding a dc component in the averaged pole voltages [see (8) ]. This circulates suitable dc currents through the lines, and hence through the neutral, to compensate for the voltage imbalance due to various system asymmetries. The steady-state value of is close to zero.
E. Voltage Loops
Using (4) and the input-output power balance, the averaged dc bus current corresponding to a given is obtained as shown in (20) , where (20) Using (20), and Figs. 1 and 3 , the averaged and the frequency domain models of the main voltage loop, which controls , are derived. These are shown in Fig. 7(a) and (b) , respectively. Fig. 6 (a) may be used to obtain the averaged voltage-balancing loop and its frequency domain model shown in Fig. 8(a) and (b) , respectively. The above models are useful in selection of controller parameters for the voltage loops.
III. PWM WITH PHASE-SHIFTED CARRIERS
The rms ripple in the neutral current must be maintained low to reduce EMI and overall system losses [1]- [3] . The instan- taneous neutral current is as shown in Fig. 1 . Though the averaged neutral current in a balanced system is zero, the instantaneous neutral current contains switching-frequency ripple as follows:
(21) Fig. 9(a) shows the CSPWM scheme, where the pole voltage references , and are compared with a common triangular carrier to generate the gating pulses for the converter switches [6] . The ripples in the three line currents over a switching cycle are as shown in Fig. 9(a) . The current ripples in the three phases are of the same sign in a given half carrier cycle. Hence, the three get added up, resulting in a high neutral current ripple as seen from Fig. 9(a) . To reduce the neutral current ripple, it must be ensured that not all three line current ripples are of the same sign at a given instant. This is easily achieved by using three carriers, shifted in phase by 120 at the carrier frequency, as shown in Fig. 9(b) . Compared to Fig. 9(a) , there is significant reduction in the neutral current ripple as can be seen in Fig. 9(b) . The effect of using phase-shifted carriers on the individual line current ripple is negligible.
It should be noted that in three-phase application, the study of single-carrier PWM versus phase-shifted, three-carrier PWM has been reported by numerous researchers [29] , [30] . Since the main focus has been on minimizing the line current distortion in three-wire applications in these works, the single-carrier PWM has been found to be better than three-carrier PWM. However, in case of four-wire application, the three-carrier PWM is seen to be more effective than the single-carrier PWM in terms of neutral current distortion as seen qualitatively from Fig. 9 .
Further analysis could be done considering the ripple in the instantaneous pole voltage , which causes the ripples in the line and neutral currents. The voltage is as shown in (22) , where the switching function equals one, if the top device of th phase is on or equals zero, if the bottom device is on. Also, in (22) , is the ripple in the pole voltage , respectively (22) Similar to the line current ripples, the instantaneous sum of the ripples of the three pole voltages is nonzero. For the purpose of analysis, the th phase ripple quantities and can be divided into a common mode and a differential mode components, and as shown in (23) and (24) , respectively [31] (23) (24) The ripples and cause the ripple currents and as shown in Fig. 10(a) and (b) , respectively, where and are the differential mode and the common mode inductances offered by the inductors (see Fig. 1 ) to 
and
, respectively. The ripple determines the neutral current as shown in (25) The ripple voltages and depend on the carrier frequency , peak-to-peak carrier, and . A threephase, two-level voltage source inverter using both CSPWM and the proposed SPWM schemes is simulated in Matlab. The parameters are as follows: 2 p.u., peak-to-peak carrier 2 p.u., 50 Hz, p.u., , , and . Fig. 11 shows the waveforms of and over a line cycle for and kHz. The corresponding harmonic spectra are shown in Fig. 12 . As seen from the left column of Fig. 12 , the dominant differential mode component due to the proposed SPWM is much higher than the corresponding component due to CSPWM. On the other hand, as seen from the right column of the figure, the dominant common mode component due to CSPWM is much higher than the corresponding component due to the proposed SPWM. Thus, the proposed SPWM leads to higher differential mode distortion, but lower common mode distortion, compared to CSPWM. Further, it is seen from Fig. 12 that both and have components around and its multiples. However, the two do not contain harmonics of the same order. The ripple currents and have components at the same frequencies as those of and , respectively. The input current total harmonic distortion factor (THD) is as shown in (26), where and are the THD components contributed by and , respectively, as shown in (27) . Further, in (27) current may be normalized with respect to as shown in (29) (26) (27) (28) (29) Equations (26)- (29) show that for a particular set of , , and , the line and neutral current distortions can be estimated from the weighted THD's and . Fig. 13 shows the and as obtained through simulation for different values of and . Compared to CSPWM, the proposed SPWM increases the differential mode voltage distortion, while decreasing the common mode voltage distortion. The overall WTHD of the pole voltages, however, remains practically the same.
Let us consider an example, where [see Fig. 5(b) ], mH and the other parameters are as shown in Table I . The estimated line and neutral current distortions are tabulated in Table II . It can be seen that the differential mode current distortion is higher under proposed SPWM scheme, while the common mode current distortion is higher in CSPWM scheme. Since, the overall line current distortions under both the SPWM schemes are practically the same, the increased differential mode current distortion should not be seen as a drawback of the proposed SPWM scheme. On the other hand, the decreased common mode current ripple associated with the proposed SPWM scheme considerably reduces the neutral current distortion as seen from Table II .
It should be noted that both the common mode ripple and the distortion factor are zero, when the midpoint of the dc bus is disconnected from the supply neutral (see Fig. 1 ). This is similar to the case of a three-wire PWM rectifier [21] . As the differential mode distortion factor alone decides the line current THD, it is not preferred to use the proposed SPWM scheme in such application.
IV. INDUCTORS FOR THREE-PHASE APPLICATION
The boost inductors can be either three single-phase inductors or a three-limb inductor as shown in Fig. 14(a) and (b) , respectively. However, a three-limb inductor is more widely used due to economic considerations as discussed in section I and in [23] , [24] .
Unlike single-phase inductors, a three-limb inductor does not have independent magnetic circuits for the three-phase fluxes. Compared to differential mode fluxes, the magnetic core of such an inductor offers high reluctance to the common mode fluxes. Therefore, compared to differential mode currents, the above inductor offers very low-valued inductance to the common mode currents [24] . The decreased common mode inductance has an effect of increasing the common mode ripple in line current and the neutral current. The differential mode line current ripple, however, remains same as that of using three equivalent single-phase inductors. Since, the proposed SPWM scheme considerably reduces the common mode voltage ripple (see Figs. 11 to 13 ), the ripples in the line and neutral currents are expected to be less under proposed SPWM scheme than under CSPWM scheme.
In order to verify the above predictions, a practical three-limb inductor is considered. The ratio of to for this inductor is experimentally found to be 0.132. The parameters are as shown in Table I . Using (26) , (27) , and (29) and Fig. 13 , the estimated line and neutral current distortions under both the CSPWM and the proposed SPWM schemes are tabulated in Table II (for  mH and  ) . These may be compared with the corresponding results as obtained using three single-phase inductors (for 8.6 mH). 
V. SIMULATION RESULTS
The four-wire rectifier system (Figs. 1 and 3) using both the CSPWM and the proposed SPWM schemes is simulated in Matlab/Simulink. The parameters used are as shown in Table I . The inductor model used in the simulation is as shown in (30), where is the voltage across the th phase inductor [see Fig. 2(a) Table II ( 30) In order to reduce the common mode ripple current, a common mode inductor can be used in series with a three-limb inductor as shown in Fig. 17(a) . Another choice is to use a five-limb inductor as shown in Fig. 17(b) , which is a combination of a common mode inductor and a three-limb inductor in a single frame. 
A. Experimental Prototype
The power circuit of the four-wire rectifier prototype is shown in Fig. 1 . The parameters are shown in Table I . The proposed control scheme (Fig. 3) is implemented on an Altera EP1C12Q240C8 FPGA platform [25] . The total number of logic elements used is 2860.
In order to have a one-to-one comparison of the number of logic elements consumed, the synchronous reference frame control scheme discussed in [6] is implemented. This control scheme is found to consume 8496 logic elements. The requirement of additional 5636 logic elements may be attributed to the additional functional blocks, namely the PI current controllers, three-phase to transformation, to three-phase transformation and unit vector generation, which are not required in the proposed control scheme.
The main voltage loop and the voltage-balancing loop (Figs. 7 and 8) are designed for a closed loop bandwidth of 40 Hz and a phase margin of 65 . In each switching cycle , the measured line currents , , and are sampled at the peaks of their respective carriers , and [see Fig. 9(b) ]. This sampling strategy helps avoid sampling the switching noises and obtain samples closer to the averaged currents , , and [32] . The output voltages and are sampled at the peak of the carrier .
B. Steady State and Dynamic Performances
During these tests, three single-phase boost inductors (see Table I ) are used. To start the converter, the dc bus is precharged up to 260 V before the control pulses to the devices are released. The lowpass filter (Fig. 4) time constant is set at 400 ms. The initial condition for is set at zero, while the same for is set corresponding to an initial emulated resistance of 200 . An 800 load-resistor is connected across the dc bus. The measured starting transient is shown in Fig. 18 , where the gating pulses are applied at an instant . It can be seen that the proposed soft-start algorithm helps the output voltage build gradually, keeping the starting current low.
The measured input voltage, input current and neutral current at output powers of 1600 and 800 W are shown in Fig. 19 . The corresponding input current THD's are 4.3% and 4.6%, respectively, which satisfy the harmonic standard [33] . In both cases, the input power factor is close to unity and the neutral current is low.
It should be noted that during the above tests, the input phase voltages contain significant lower order harmonic distortion (see Fig. 19 ). Since the proposed control scheme forces the input currents to replicate their respective input voltages (1), similar lower order harmonic distortions are seen in the line currents. The triplen harmonic components of the input phase voltages result in corresponding neutral currents as seen in Fig. 19 . Fig. 20 shows the dynamic response of the rectifier system, when the output power is suddenly changed between 1600 and 800 W. The dynamic response can be further improved by using load current feedforward [34] . Fig. 20 also shows that the proposed controller maintains balance between the voltages of the two halves of the dc bus successfully during steady state as well as during transients. 
C. Effect of Input Voltage Unbalances
The control scheme presented in this paper is derived based on the assumption that the input phase voltages are balanced. In order to check its performance against input voltage unbalances, an unbalance is created by supplying the -phase of the rectifier through an additional series impedance of . The corresponding experimental results for an output power of 1600 W are shown in Fig. 21 . It can be seen that due to resistance emulation action [see (1) ], the phase currents are roughly proportional to their respective input phase voltages. The unbalanced line currents return to the source through the neutral as shown.
D. The Line and Neutral Current Distortions
The rectifier system is tested at 1600 W output power using both CSPWM and proposed SPWM schemes. In each case, both single-phase inductors and three-limb inductor are considered (see Table I The above experimental results agree well with the corresponding simulation results shown in Figs. 15 and 16 . It can be seen that the measured line and neutral current distortions are better than the corresponding distortions as obtained through simulation. This can be attributed to the source inductances adding up to the boost inductances in the experimental setup, while the source inductances have been neglected in the simulation.
VII. CONCLUSION
A control method is presented for a three-phase, four-wire PWM rectifier. The necessary control operations are performed by processing the measured three line currents and two output voltages measured without using input voltage information and/or any complex transformation. Two voltage controllers are used to hold the output voltage at the reference and to maintain balance between the two halves of the dc bus, respectively. A soft-startup algorithm is presented to start the converter smoothly without causing any appreciable transients. The analysis of the averaged input characteristics, dc bus voltage-imbalance, the main voltage loop and the voltage balancing loop is presented.
A three-carrier-based sine-triangle PWM (SPWM) scheme is proposed for the four-wire PWM rectifier, which considerably reduces the rms ripple in the neutral current compared to the conventional SPWM scheme, when three single-phase inductors are used as the boost inductors. Further, compared to CSPWM scheme, the proposed PWM scheme considerably reduces both the line and the neutral current distortions, when a three-limb inductor is used as the boost inductors. A complete analysis of the line and neutral current distortions is presented.
Finally, the proposed control and the PWM scheme are simulated in Matlab. These are implemented on an FPGA based digital platform and validated experimentally on a laboratory scale prototype. The simulation and experimental results are presented.
